MSEE plus 14 years of digital design and verification experience. Familiar with VHDL and Verilog. Solid experience of digital design methodologies, FPGA Synthesis constraints and flows. Theoretical and practical understanding of digital signal processing and high-speed serializing. Self-motivated, proactive, and able to balance good design quality while meeting tight deadlines.
Scegli il servizio necessario e completa la descrizione: velocemente e gratuitamente riceverai le offerte di collaborazione da questo e da altri nostri professionisti